

TITLE

**METHOD FOR DESIGNING DE-EMPHASIS CIRCUIT FOR VIDEO
SIGNAL PROCESSING INTEGRATED CIRCUIT AND INTEGRATED
CIRCUIT MADE BY THE SAME**

CLAIM OF PRIORITY

[0001] This application makes reference to, incorporates the same herein, and claims all benefits accruing under 35 U.S.C. §119 from my application *DE-EMPHASIS CIRCUIT DESIGN METHOD OF VIDEO SIGNAL PROCESSING IC AND IC USING THEREOF* filed with the Korean Industrial Property Office on 5 September 2000 and there duly assigned Serial No. 52372/2000.

BACKGROUND OF THE INVENTION

Technical Field

[0002] The present invention relates to a video signal processing integrated circuit (IC) and an IC designing method and, more particularly, to a method for designing a de-emphasis circuit for a video signal processing IC in order to reduce operating steps and material costs by minimizing the number of components of external application circuits of a de-emphasis output terminal of the video signal processing IC, and to an IC made by the method.

Related Art

[0003] A typical video cassette recorder (VCR) playback circuit includes a video head 110, a

rotary transformer, a pre-amplifier, and a video signal processing IC. In the playback (PB) mode, a modulated video signal is detected by the video head, is input to the pre-amplifier via the rotary transformer for amplification with a predetermined gain, and is then input to the video signal processing IC which blocks a low-frequency component color signal among the signals input thereto and allows a frequency-modulated (FM) luminance signal having a high-frequency component to pass through. The high-pass filtered FM luminance signal is demodulated, and the demodulated luminance signal is subject to high-frequency component noise reduction and is then applied to a de-emphasis unit.

[0004] The de-emphasis unit compensates the demodulated luminance signal so that it has a frequency characteristic of the luminance signal before recording. The PB video level varies according to a gain which is set during manufacture of the video signal processing IC. Since the gain is set by means of a resistor having a certain value, an error in the PB level may be generated in the actual manufacturing process depending on deviation in the value of the resistor.

[0005] As described above, the video signal processing IC is designed such that a variable resistor or fixed resistor is necessarily added to the de-emphasis output pin port of the video signal processing IC. This increases the number of components, thereby lowering the manufacturing efficiency, increasing the cost of the product, and causing a deviation in the PB level due to resistance variation of the fixed resistor on the exterior of the IC.

SUMMARY OF THE INVENTION

[0006] To solve the above problems, it is an object of the present invention to provide a de-

1 emphasis circuit designing method for a video signal processing integrated circuit (IC) in order to
2 minimize the number of peripheral components of the video signal processing IC by
3 incorporating a circuit device for determining the level of a reproduced video signal of the de-
4 emphasis circuit, and to an IC made by the latter method.

5 [0007] Accordingly, to achieve the above object, there is provided a method for designing a
6 video signal processing IC incorporating a luminance signal processing block and a color signal
7 processing block having a de-emphasis circuit. A circuit element for determining the level of a
8 reproduced video signal of the de-emphasis circuit is incorporated into the video signal
9 processing IC, and the circuit element is connected to a ground exclusively used for luminance
10 signal processing.

11 [0008] According to another aspect of the present invention, there is provided a video signal
12 processing IC incorporating a circuit for determining the level of a reproduced video signal of a
13 de-emphasis circuit having a reproduced video level setting unit. The reproduced video level
14 setting unit includes an amplification unit for amplifying a demodulated luminance signal output
15 from the de-emphasis circuit, and a gain-controlled switching unit connected to a plurality of
16 resistance elements for determining the gain of the amplification unit, for switching electrical
17 connection of the plurality of resistance elements according to the reproduced video level during
18 manufacture of the video signal processing IC, and for determining the gain of the amplification
19 unit.

BRIEF DESCRIPTION OF THE DRAWINGS

[0009] A more complete appreciation of the invention, and many of the attendant advantages thereof, will be readily apparent as the same becomes better understood by reference to the following detailed description when considered in conjunction with the accompanying drawings in which like reference symbols indicate the same or similar components, and wherein:

[0010] Fig. 1 is a schematic diagram illustrating a reproducing circuit of a video cassette recorder (VCR) having a video signal processing IC;

[0011] Fig. 2 is a schematic diagram illustrating a reproducing circuit of a video cassette recorder (VCR) having a video signal processing IC according to the present invention;

[0012] Fig. 3 is a diagram illustrating the relationship between modulation/demodulation of a frequency modulated (FM) signal and a video signal; and

[0013] Fig. 4 is a detailed circuit diagram illustrating the PB level setting unit shown in Fig. 2.

DESCRIPTION OF THE PREFERRED EMBODIMENT

[0014] This invention will now be described in more detail with reference to the drawings, in which Fig. 1 is a schematic diagram illustrating a reproducing circuit of a video cassette recorder (VCR) having a video signal processing IC.

[0015] As shown in Fig. 1, a video cassette recorder (VCR) playback circuit includes a video head 110, a rotary transformer 120, a pre-amplifier 130, and a video signal processing integrated circuit (IC) 140 comprising a high-pass filter (HPF) 141, a limiter 142, a demodulator 143, a low-pass filter (LPF) 144, a de-emphasis unit 145, a playback (PB) level setting unit 146 and a mixer

147.

[0016] In the PB mode, a modulated video signal detected by the video head 110 is input to the pre-amplifier 130 via the rotary transformer 120 for amplification with a predetermined gain by the pre-amplifier 130, and is then input to the HPF 141 of the video signal processing IC 140.

[0017] The HPF 141 blocks a low-frequency component color signal among the signals input thereto, and allows a frequency-modulated (FM) luminance signal having a high-frequency component to pass through. The high-pass filtered FM luminance signal passes through the limiter 142, which prevents black-and-white inversion occurring during demodulation, and is then demodulated in the demodulator 143. The demodulated luminance signal is then input to the LPF 144, which reduces high-frequency component noise, and the output of LPF 144 is then applied to the de-emphasis unit 145.

[0018] The de-emphasis unit 145 is designed to have a frequency characteristic inversely symmetrical with respect to that of pre-emphasis in the recording mode. Accordingly, the de-emphasis unit 145 functions to compensate the demodulated luminance signal so that it has a frequency characteristic of the luminance signal before recording. The PB video level varies according to the gain of an amplifier in the de-emphasis unit 145. The gain of the PB level setting unit 146 is determined during manufacture of the video signal processing IC 140. That is, during manufacture of the video signal processing IC 140, the gain of the PB level setting unit 146 is set in accordance with a resistance of resistor R1 attached to pin P1. Thus, an error in the PB level may be generated in the actual manufacturing process depending on variation in the resistance of the resistor R1.

1 [0019] The luminance signal output from the de-emphasis unit 145 is mixed with a color
2 signal output from a color signal playback processing procedure by the mixer 147, and is then
3 output to pin P2.

4 [0020] As described above, the video signal processing IC is designed such that a variable
5 resistor or fixed resistor for determining gain is necessarily added to the de-emphasis output pin
6 port of the video signal processing IC. This increases the number of components, thereby
7 lowering manufacturing efficiency, increasing the cost of the product, and causing a deviation or
8 variation in the PB level due to a resistance variation of the fixed resistor on the exterior of the
9 IC.

10 [0021] Fig. 2 is a schematic diagram illustrating a reproducing circuit of a video cassette
11 recorder (VCR) having a video signal processing IC according to the present invention.

12 [0022] As shown in Fig. 2, a reproducing circuit for a VCR having a video signal processing
13 IC according to the present invention includes a video head 210, a rotary transformer 220, a pre-
14 amplifier 230, and a video signal processing IC 240 having a high-pass filter (HPF) 241, a limiter
15 242, a demodulator 243, a low-pass filter (LPF) 244, a de-emphasis unit 245, a playback (PB)
16 level setting unit 246, and a mixer 247.

17 [0023] In general, the de-emphasis unit 245 and the PB level setting unit 246 are incorporated
18 into a single de-emphasis circuit, and are thus processed in a single circuit block.

19 [0024] The detailed circuitry of the PB level setting unit 246 is shown in Fig. 4, as discussed
20 below.

21 [0025] First, the basic operation of the VCR will be described. During a reproduction mode, a

1 modulated video signal detected by video head 210 is input to the pre-amplifier 230 via the rotary
2 transformer 220, and is amplified with a predetermined gain in the pre-amplifier 230 for output
3 to the HPF 241 of the video signal processing IC 240.

4 **[0026]** The HPF 241 blocks low-frequency color signal components contained in the
5 modulated video signal, and produces an FM luminance signal having a high-frequency
6 component.

7 **[0027]** The FM luminance signal output from the HPF 241 is a mixed signal comprising a low-
8 frequency FM wave having a large amplitude and a high-frequency FM carrier wave having a
9 low amplitude. Signal components are easily volatile at a low-amplitude area of a high-
10 frequency portion of the FM wave, resulting in black-and-white inversion during demodulation.
11 In order to prevent the black-and-white inversion, the high-pass filtered FM luminance signal is
12 limited to a constant reference level by the limiter 242.

13 **[0028]** The demodulator 243 receives the output of the limiter 242, and demodulates the same
14 to restore the FM luminance signal having a frequency deviation of 1 MHz into an unmodulated
15 state signal. Then, the demodulated luminance signal is noise-attenuated by the LPF 244 for
16 input to the de-emphasis unit 245.

17 **[0029]** The de-emphasis unit 245 includes an internal amplifier circuit which has a frequency
18 characteristic inversely symmetrical with respect to pre-emphasis before modulation. The signal
19 from LPF 244 has its gain adjusted by the de-emphasis unit 245 so as to adapt the output level of
20 a reproduced video signal to a prescribed level, and that adjustment is performed by the PB level
21 setting unit 246.

[0030] The reproduced video signal is defined so as to have a level of 1 Vpp by demodulating an FM video signal having a frequency deviation of 1 MHz in accordance with the Video Home System (VHS) standard, as shown in Fig. 3, which is a diagram illustrating the relationship between modulation/demodulation of a frequency modulated (FM) signal and a video signal. However, the slope of the linear relationship between the reproduced luminance signal level and a frequency deviation during demodulation may decrease or increase, as indicated by dotted arrow *a* or *c*, due to a difference or variation in the characteristics of circuit elements caused during the process of manufacturing the video signal processing IC 240. Accordingly, in the course of manufacturing the video signal processing IC 240, the PB level setting unit 256 controls so that the reproduced luminance signal level is accurately set to 1 Vpp with respect to the frequency deviation of 1 MHz in a graphical representation of the relationship between the reproduced luminance signal level and the frequency deviation during demodulation.

[0031] The operation of the PB level setting unit 246 will now be described with reference to Fig. 4, which is a detailed circuit diagram illustrating the PB level setting unit shown in Fig. 2.

[0032] The output signal of the de-emphasis unit 245 is applied to a base terminal of the transistor Q1. The circuit formed by the transistor Q1 and resistors R0, R1,..., Rn is an amplification unit. The gain of the amplification unit is determined by the value of the resistors R1, R2,..., Rn which are parallel-connected to a collector terminal of the transistor Q1.

[0033] The resistors R1, R2,..., Rn are grounded through switches SW1, SW2,..., SWn, respectively. Thus, the resistors connected to those of the switches SW1, SW2,..., SWn which are in the OFF state do not affect the gain value, and only the resistors connected to switches in

the ON state affect the gain value of the amplification unit. In particular, the ground to which the switches SW1, SW2,..., SWn are connected is a ground used exclusively for luminance signal processing, and is different from the ground used for color signal reproduction processing. This feature (separation of the grounds used for luminance signal processing and color signal processing, respectively) is for the purpose of preventing noise generated in the course of processing a color signal from affecting the luminance signal.

[0034] The FM luminance signal having a frequency deviation of 1 MHz is input to the demodulator 243 of the video signal processing IC 240 of Fig. 2 during manufacture of the video signal processing IC 240 using the above-described principle. Then, the gain level of the amplification unit constituting the PB level setting unit 246 is determined such that the reproduced video signal level output from the video signal processing IC 240 becomes 1 Vpp under a termination condition of 75 Ω . Then, ON/OFF switching of the switches SW1, SW2,..., SWn of the gain-controlled switching unit 10 of Fig. 4 is carried out, depending on the determined gain, to determine the resistance value of the collector terminal of the transistor Q1.

[0035] The switches SW1, SW2,..., SWn constituting the gain-controlled switching unit 10 are, preferably, constructed using Zener diodes, and can be designed so as to determine ON/OFF switching using Zener breakdown characteristics of the Zener diodes. In other words, if a voltage greater than a breakdown voltage is applied to a Zener diode so that it is switched on, a Zener breakdown phenomenon, in which the resistance of the Zener diode becomes substantially zero, occurs and the Zener diode is shorted (this is generally called "Zener Zapping").

[0036] As described above, according to the present invention, all circuit elements constituting

1 a circuit which determines the level of a reproduced video signal of de-emphasis circuit 245 are
2 incorporated into video signal processing IC 240 at the time of design of the video signal
3 processing IC 240, thereby removing external circuit elements, including a resistor at the output
4 terminal of the de-emphasis circuit 245 of the video signal processing IC 240.

5 [0037] In the embodiment of the present invention, the amplification unit in the PB level
6 setting unit 246 is designed using a single transistor Q1 and resistors R1, R2, R3, ..., Rn. There
7 may be a case in which the amplification unit is designed using a differential amplifier.

8 [0038] According to the embodiment of the present invention, the number of components can
9 be reduced by designing all circuit elements constituting a circuit which determines the level of a
10 reproduced video signal of de-emphasis circuit 245 so as to be incorporated into a video signal
11 processing IC 240 at the time of design of the video signal processing IC 240, thereby reducing
12 cost. Also, deviation in the PB level due to external component deviation can be reduced.
13 Further, the material cost can also be reduced.

14 [0039] It should be understood that the present invention is not limited to the particular
15 embodiment disclosed herein as the best mode contemplated for carrying out the present
16 invention, but rather that the present invention is not limited to the specific embodiments
17 described in this specification except as defined in the appended claims.